Method of utilizing trench silicide in a gate cross-couple construct

ABSTRACT

A method of forming a logic cell utilizing a TS gate cross-couple construct and the resulting device are provided. Embodiments include forming active fins and dummy fins on a substrate, the dummy fins adjacent to each other and between the active fins; forming STI regions between and next to the active and dummy fins; forming gate structures in parallel across the active and dummy fins; forming a gate cut region by cutting the gate structures between the dummy fins; forming a TS layer between the gate structures, the TS layer crossing the gate cut region; and forming a contact connecting a gate structure and the TS layer on a first side of the gate cut region and forming a contact connecting a gate structure and the TS layer on a second side of the gate cut region, the TS layer and contacts cross coupling the gate structures.

RELATED APPLICATION

The present application is a Divisional of application Ser. No. 14/515,140, filed on Oct. 15, 2014, the disclosure of which is incorporated herein by reference in its entirety.

TECHNICAL FIELD

The present disclosure relates to semiconductor cross-coupling designs. The present disclosure is particularly applicable to 7 nanometer (nm) technology nodes and beyond.

BACKGROUND

Cross-couple gate structures are important for standard cell design to achieve product area scaling goals for logic and memory peripheral. For example, cross-coupling structures may be used to connect a p-type metal-oxide-semiconductor (pMOS) gate transistor and n-type MOS (nMOS) gate transistor with different gates in a logic cell. However, as technology node advances such as 14 nm technology nodes and beyond, lithography resolution is insufficient to print connected gates.

For example, middle of line (MOL) layers such as source/drain contacts (CA) and gate contacts (CB) can be used to cross couple gates. Such an approach for forming a cross-coupled logic cell is illustrated in FIGS. 1A and 1B (FIG. 1A is a top view and FIG. 1B is a generalized cross-sectional view). Adverting to FIG. 1A, active fins (or active layer) 101 a and 101 b and dummy fins 103 a and 103 b (to be eliminated) are formed with STI regions 105 therebetween. Gate structures 107, e.g., 107 a-107 e, are then formed across the active fins 101 a and 101 b, the dummy fins 103 a and 103 b, and the STI regions 105. Next, gate contacts 109 and S/D contacts 111 are formed on the gate structures 107 a through 107 e and active fins 101 a and 101 b, respectively. Thereafter, portions of gate structures 107 b and 107 c are cut out between the active or dummy fins 103 a and 103 b, e.g., by double patterning, to form the gate cut region 113. Consequently, the neighboring pMOS formed by active fins 101 a and the nMOS formed by active fins 101 b along the same gate are disconnected.

Adverting to FIG. 1B, gate structures 107 are formed on a substrate 121, the substrate 121 having silicide or salicide portions 123. Next, gate contacts 109 and S/D contacts 111 are formed on the gate structures 107 and the silicide portions 123, respectively. A metal layer 125 is then formed on top of the gate contacts 109 and S/D contacts 111, respectively. As shown, gate contacts 109 and S/D contacts 111 are formed on the same level. Consequently, as shown by the arrows in FIG. 1A, tight spacing among the S/D contacts 111 and 115 and gate contacts 109 causes considerable congestion, which in turn reduces overall design flexibility.

A need therefore exists for methodology enabling cross coupling of disconnected gates in advanced logic cells while mitigating design congestion.

SUMMARY

An aspect of the present disclosure is a process of forming a logic cell utilizing a trench silicide (TS) layer in a gate cross-couple construct.

Another aspect of the present disclosure is a logic cell device having a TS layer gate cross-couple construct.

Additional aspects and other features of the present disclosure will be set forth in the description which follows and in part will be apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present disclosure. The advantages of the present disclosure may be realized and obtained as particularly pointed out in the appended claims.

According to the present disclosure, some technical effects may be achieved in part by a method including: forming first and second active fins and first and second dummy fins on a substrate, the first and second dummy fins adjacent to each other and between the first and second active fins; forming STI regions between and next to the first and second active fins and the first and second dummy fins; forming first and second gate structures in parallel across the first and second active fins and the first and second dummy fins; forming a gate cut region by cutting the first and second gate structures between the first and second dummy fins; forming a TS layer between the first and second gate structures, the TS layer crossing the gate cut region; and forming a first contact connecting the first gate structure and the TS layer on a first side of the gate cut region and forming a second contact connecting the second gate structure and the TS layer on a second side of the gate cut region, the TS layer and first and second contacts cross coupling the first and second gate structures.

Aspects of the present disclosure include forming the TS layer over at least one STI region. Other aspects include forming the TS layer to approximately the same height as the height of the first and second gate structures. Further aspects include forming the TS layer of tungsten (W). Additional aspects include comprising forming connected pMOS and nMOS gate transistors with the first and second active fins, respectively, and the cross-coupled first and second gate structures. Another aspect includes comprising forming the first and second contacts by: forming first and second capping layers on the first and second gate structures; forming first and second recesses on opposite sides of the gate cut region in the TS layer and the first and second capping layers, respectively, down to the first and second parallel gate structures; and forming the first and second contacts in the first and second recesses. Other aspects include comprising forming the first and second contacts as rectangles perpendicular to the first and second gate structures, at an angle to the first and second gate structures, or in an “L” shape.

Another aspect of the present disclosure is a device including: first and second active fins formed on a substrate; a space formed between the first and second active fins first and second gate structures formed in parallel across the first and second active fins; a gate cut region formed in the space perpendicular to the first and second gate structures; a TS layer formed of W, in the space, and between the first and second gate structures, the TS layer crossing the gate cut region; and a first contact formed across the first gate structure and the TS layer on a first side of the gate cut region and a second contact formed across the second gate structure and the TS layer on a second side of the gate cut region, the TS layer and the first and second contacts cross coupling the first and second gate structures.

Aspects of the device include the TS layer being formed over at least one STI region formed between and next to the first and second active fins. Other aspects include the TS layer being formed to approximately the same height as the first and second gate structures. Further aspects include connected pMOS and nMOS gate transistors being formed by the first and second active fins and the cross-coupled first and second gate structures. Additional aspects include the first and second contacts being formed as rectangles perpendicular to the first and second gate structures, at angles to the first and second gate structures, or in an “L” shape. Another aspect includes the first and second gate structures being formed with a first and second capping layer, respectively. Other aspects include the first and second contacts being formed in the first and second capping layers, down to the first and second gate structures, respectively.

A further aspect of the present disclosure is a method including: forming first and second active fins and first and second dummy fins on a substrate, the first and second dummy fins adjacent to each other and between the first and second active fins; forming STI regions between and next to the first and second active fins and the first and second dummy fins; forming first and second gate structures in parallel across the first and second active fins and the first and second dummy fins; forming first and second capping layers on the first and second self-aligned gate structures, respectively; forming a gate cut region by cutting both the first and second self-aligned gate structures and the first and second capping layers between the first and second dummy fins; forming a TS layer of W between the first and second gate structures, the TS layer crossing the gate cut region; and forming a first self-aligned contact connecting the first gate structure and the TS layer on a first side of the gate cut region and forming a second self-aligned contact connected the second gate structure and the TS layer on a second side of the gate cut region, the TS and the first and second self-aligned contacts cross coupling the first and second gate structures.

Aspects of the present disclosure include forming the TS layer over at least one STI region. Other aspects include forming the TS layer to approximately the same height as the height of the first and second self-aligned gate structures. Further aspects include forming connected pMOS and nMOS gate transistors with the first and second plurality of active fins, respectively, and the cross-coupled first and second self-aligned gate structures. Additional aspects include the first and second self-aligned contacts in the first and second capping layers, down to the first and second gate structures, respectively. Another aspect includes forming the first and second self-aligned contacts as rectangles perpendicular to the first and second gate structures, at angles to the first and second gate structures, or in an “L” shape.

Additional aspects and technical effects of the present disclosure will become readily apparent to those skilled in the art from the following detailed description wherein embodiments of the present disclosure are described simply by way of illustration of the best mode contemplated to carry out the present disclosure. As will be realized, the present disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

BRIEF DESCRIPTION OF THE DRAWINGS

The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawing and in which like reference numerals refer to similar elements and in which:

FIGS. 1A and 1B schematically illustrate top and cross-sectional views, respectively, of a background logic cell device including a gate cross-couple structure; and

FIGS. 2A and 2B schematically illustrate top and cross-sectional views, respectively, of a logic cell device with a TS gate cross-couple structure, in accordance with an exemplary embodiment of the present disclosure.

DETAILED DESCRIPTION

In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about.”

The present disclosure addresses and solves the current problem of design congestion and integration complexity attendant upon using an S/D contact in a logic cell for a gate cross-couple construct.

Methodology in accordance with embodiments of the present disclosure includes first and second active fins and first and second dummy fins being formed on a substrate, the first and second dummy fins adjacent to each other and between the first and second active fins. STI regions are formed between and next to the first and second active fins and the first and second dummy fins. First and second gate structures are formed in parallel across the first and second active fins and the first and second dummy fins. A gate cut region is formed by cutting the first and second gate structures between the first and second dummy fin. A TS layer is formed between the first and second gate structures, the TS layer crossing the gate cut region. A first contact connecting the first gate structure and the TS layer is formed on a first side of the gate cut region and a second contact connecting the second gate structure and the TS layer is formed on a second side of the gate cut region, the first and second gate structures being cross-coupled by the TS layer and first and second contacts.

Still other aspects, features, and technical effects will be readily apparent to those skilled in this art from the following detailed description, wherein preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated. The disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

Adverting to FIGS. 2A and 2B (FIG. 2A is a top view and FIG. 2B is a generalized cross-sectional view), active fins 201 a and 201 b and dummy fins 203 a and 203 b may be formed, for example, on or of a silicon substrate (not shown for illustrative convenience). Next, STI regions 205 may be formed, e.g., between and next to the active fins 201 a and 201 b and dummy fins 203 a and 203 b. Gate structures 207, e.g., 207 a through 207 e, may then be formed, for example, across the active fins 201 a and 201 b, the dummy fins 203 a and 203 b, and the STI regions 205. Gate contacts 209 and S/D contacts 211 may then be formed, for example, on the gate structures 207 a-207 e and fins 201 a and 201 b, respectively.

Next, gates 207 b and 207 c are cut, e.g., by double patterning, forming the gate cut region 213. A TS layer 215 may then be formed, for example, between the gates 207 b and 207 c and across the gate cut region 213. The TS layer 215 may be formed, for example, of W. In addition, the TS layer 215 may be formed, for example, over at least one STI region 205. Further, the TS layer 215 may also be formed, for example, to approximately the same height as gates 207 a through 207 e, as depicted in FIG. 2B.

A contact 217, e.g., contact 217 a, may be formed, for example, on the upper side of the gate cut region 213 connecting gate structure 207 c and the TS layer 215. At or about the same time, a contact 217, e.g., contact 217 b, may be formed, for example, on the lower side of the gate cut region 213 and thereby connecting gate structure 207 b and the TS layer 215. The contacts 217 a and 217 b may be formed, for example, as a rectangular gate contact construct. In particular, if self-aligned contacts are used, the contacts 217 a and 217 b may be formed, for example, by first forming a capping layer (not shown for illustrative convenience) on each of the gate structures 207 a through 207 e. A recess may then be formed, for example, on opposite sides of the gate cut region 213 in the TS layer 215 and the capping layers of gate structures 207 b and 207 c. Thereafter, the contacts 217 a and 217 b may be formed, for example, in the respective recesses. In addition, the contacts 217 a and 217 b each may be formed, for example, as a rectangle perpendicular to the gate structures 207 b and 207 c, at an angle to gate structures 207 b and 207 c, or in an “L” shape. Consequently, the TS layer 215 and the contacts 217 a and 217 b cross couple the top portion of gate structure 207 c and the lower portion of gate structure 207 b and, therefore, also connect the pMOS gate transistor formed over active fins 201 a and the nMOS gate transistor formed over active fins 201 b. Because the TS layer is defined as a lower level, routing congestion may be relieved for upper layers above the TS layer. In other words, by using TS layer 215 to enable cross couple, design flexibility can be achieved by pushing the cross coupling to a lower level than any MOL layers and, therefore, space congestion can be reduced.

Adverting to FIG. 2B, gate structures 207 are formed on a substrate 221 having silicide portions 223. Next, a TS layer 215 may be formed, for example, between the gate structures 207. The TS layer 215 may be formed, for example, to approximately the same height as the gate structures 207. Gate contacts 209 are then formed on the gate structures 207 and contacts 217, e.g., rectangular gate contact constructs, are formed on the TS layer 215. A metal layer 225 is then formed on top of the gate contacts 209 and contacts 217, respectively.

The embodiments of the present disclosure can achieve several technical effects including cross-coupling gates structures while mitigating design congestion. Embodiments of the present disclosure enjoy utility in various industrial applications as, for example, microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras. The present disclosure therefore enjoys industrial applicability in any of various types of semiconductor devices including logic cells, particularly in 7 nm technologies nodes and beyond.

In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein. 

What is claimed is:
 1. A method comprising: forming first and second active fins and first and second dummy fins on a substrate, the first and second dummy fins adjacent to each other and between the first and second active fins; forming shallow trench insolation (STI) regions between and next to the first and second active fins and the first and second dummy fins; forming first and second self-aligned gate structures in parallel across the first and second active fins and the first and second dummy fins; forming first and second capping layers on the first and second self-aligned gate structures, respectively; forming a gate cut region by cutting both the first and second self-aligned gate structures and the first and second capping layers between the first and second dummy fins; forming a trench silicide (TS) layer between the first and second gate structures, the TS layer crossing the gate cut region; and forming a first self-aligned contact connecting the first gate structure and the TS layer on a first side of the gate cut region and forming a second self-aligned contact connected to the second gate structure and the TS layer on a second side of the gate cut region, the TS and the first and second self-aligned contacts cross coupling the first and second gate structures.
 2. The method according to claim 1, comprising forming the TS layer over at least one STI region.
 3. The method according to claim 1, comprising forming the TS layer to approximately a same height as the height of the first and second self-aligned gate structures.
 4. The method according to claim 3, further comprising forming connected p-type metal-oxide-semiconductor (pMOS) and n-type MOS (nMOS) gate transistors with the first and second active fins, respectively, and the cross-coupled first and second self-aligned gate structures.
 5. The method according to claim 1, comprising forming the first and second self-aligned contacts in the first and second capping layers, down to the first and second gate structures, respectively.
 6. The method according to claim 1, comprising forming the first and second self-aligned contacts as rectangles perpendicular to the first and second gate structures, at angles to the first and second gate structures.
 7. The method according to claim 1, comprising forming the first and second self-aligned contacts in a “L” shape.
 8. The method according to claim 1, comprising forming the TS layer of tungsten (W).
 9. The method according to claim 1, further comprising forming a metal layer on top of the first and second self-aligned contacts.
 10. A method comprising: forming first and second active fins and first and second dummy fins, the first and second dummy fins adjacent to each other and between the first and second active fins; forming shallow trench insolation (STI) regions between the first and second active fins and the first and second dummy fins; forming first and second self-aligned gate structures across the first and second active fins and the first and second dummy fins; forming first and second capping layers on the first and second self-aligned gate structures, respectively; forming a gate cut region by cutting both the first and second self-aligned gate structures and the first and second capping layers between the first and second dummy fins; forming a trench silicide (TS) layer between the first and second gate structures, the TS layer crossing the gate cut region; and forming a first self-aligned contact connecting the first gate structure and the TS layer and forming a second self-aligned contact connected to the second gate structure and the TS layer, the TS layer and the first and second self-aligned contacts cross coupling the first and second gate structures.
 11. The method according to claim 10, comprising forming the TS layer over at least one STI region.
 12. The method according to claim 10, comprising forming the TS layer to approximately a same height as the height of the first and second self-aligned gate structures.
 13. The method according to claim 12, further comprising forming connected p-type metal-oxide-semiconductor (pMOS) and n-type MOS (nMOS) gate transistors with the first and second active fins, respectively, and the cross-coupled first and second self-aligned gate structures.
 14. The method according to claim 10, comprising forming the first and second self-aligned contacts in the first and second capping layers, down to the first and second gate structures, respectively.
 15. The method according to claim 10, comprising forming the first and second self-aligned contacts as rectangles perpendicular to the first and second gate structures, at angles to the first and second gate structures.
 16. The method according to claim 10, comprising forming the first and second self-aligned contacts in a “L” shape.
 17. The method according to claim 10, comprising forming the TS layer of tungsten (W).
 18. The method according to claim 10, further comprising forming a metal layer on top of the first and second self-aligned contacts.
 19. A method comprising: forming first and second active fins and first and second dummy fins on a substrate, the first and second dummy fins adjacent to each other and between the first and second active fins; forming shallow trench insolation (STI) regions between and next to the first and second active fins and the first and second dummy fins; forming first and second self-aligned gate structures in parallel across the first and second active fins and the first and second dummy fins; forming first and second capping layers on the first and second self-aligned gate structures, respectively; forming a gate cut region by cutting both the first and second self-aligned gate structures and the first and second capping layers between the first and second dummy fins; forming a trench silicide (TS) layer formed of tungsten (W) between the first and second gate structures, the TS layer: crossing the gate cut region, formed over at least one STI region, and formed to approximately the same height as a height of the first and second self-aligned gate structures; forming a first self-aligned contact connecting the first gate structure and the TS layer on a first side of the gate cut region and forming a second self-aligned contact connected the second gate structure and the TS layer on a second side of the gate cut region, the TS and the first and second self-aligned contacts cross coupling the first and second gate structures; and forming connected p-type metal-oxide-semiconductor (pMOS) and n-type MOS (nMOS) gate transistors with the first and second active fins, respectively, and the cross-coupled first and second self-aligned gate structures.
 20. The method according to claim 19, comprising forming the first and second self-aligned contacts as rectangles perpendicular to the first and second gate structures, at angles to the first and second gate structures, or in a “L” shape. 